Accurate, models for vias in a multilayer circuit board are necessary to predict link performance in the GHz regime. This paper describes a methodology to build a high bandwidth, scalable first approximation circuit model using simple transmission lines of long vias typically used in thick backplane designs. System architects and backplane designers for example can quickly model various interconnect topologies for what-if scenarios and to set the direction for a more detailed design evaluation. It includes necessary parameters to study and quantify the through and stub effects when effective dielectric constant and via impedance are varied. As an added benefit, this simple modeling technique also provides a means to validate and sanitize later models built with 3D field solvers when users have a limited skill set in the use of the tools. 2 Author's Biography Lambert (Bert) Simonovich graduated in 1976 from Mohawk College of Applied Arts and Technology in Hamilton, Ontario, Canada as an Electronic Engineering Technologist. Over a 32 year career at Bell Northern Research and Nortel, he helped pioneer several advanced technology solutions into products and has held a variety of R&D positions, eventually specializing in backplane design over the last 25 years. He is the founder of Lamsim Enterprises Inc. www.Lamsimenterprises.com providing innovative signal integrity and backplane solutions. He is currently engaged in signal integrity, characterization and modeling of high speed serial links associated with backplane interconnects. He holds two patents, two IEEE publications and co-author of an award winning DesignCon2009 paper related to via modeling. Eric Bogatin received his BS in physics from MIT and MS and PhD in physics from the University of Arizona in Tucson. He has held senior engineering and management positions at Bell Labs, Raychem, Sun Microsystems, Ansoft and Interconnect Devices. Eric has written 4 books on signal integrity and interconnect design and over 200 papers. His latest book, Signal and Power Integrity-Simplified, was published in 2009 by Prentice Hall. He has taught over 4,000 engineers in the last 20 years. Many of his papers and columns are posted on the www.BeTheSignal.com web site. Yazi Cao received the B.S. and Ph.D. degrees in electrical engineering from Wuhan University, Hubei, China, in 2004 and 2008, respectively. His research interests include neural network, design and modeling of RF/Microwave circuits. Since 2009, he has been a postdoctor in the
Introduction
Present integrated circuit (IC) technology advancements are allowing data rates in excess of 10 Gb/s. PCB through hole via parasitics are becoming more of a factor affecting bit error rate (BER) performance. Accurate via modeling for topology simulations are a must and often require sophisticated 3D modeling tools.
Most of these tools are complex, expensive and require a high level of expertise to operate. With corporate R&D budgets shrinking, board design engineers are required to take on more diverse responsibilities. In many cases, they lack the necessary skill set and or expertise to use sophisticated modeling tools properly because they lack the time to invest in learning it properly, or they uses the tool too infrequently. Personal experience has proved mistakes can happen when drawing or inputting parameters leading to inaccurate results. Often there are no simple methods to sanitize the results especially if there are no measurements available that can be used for model sanitization.
Behavioral models and circuit topology models are two generic kinds of models used to simulate high speed serial links. S-parameters are called behavioral models because they describe the behavior of the structure with respect to incident waveforms from calibrated ports. They can be used as a behavioral representation of the actual structure once the device is measured.
Measured S-parameter behavioral models are limited because they represent everything connected between the calibrated reference planes of the VNA. Elaborate de-embedding and calibration schemes are needed to remove fixture effects from the measurement to leave behind just the s-parameter's structure of interest. Even then, they represent only one sample of a given construction. It is impossible to perform what-if, worst case min/max analysis with a single behavior model. Their usefulness in model development is to help build, calibrate and validate circuit topology models. A circuit topology model on the other hand, is a schematic representation of the structure. When run in a circuit simulator, it predicts a measureable performance of the structure. These models can be parameterized so that worst case, min/max analysis can be explored quickly. For any physical structure, there can be more than one circuit topology that describes it. All can give the same performance, up to some bandwidth. This work is part of a follow-up study from the DesignCon2009 paper "Practical Analysis of Backplane Vias", by Bogatin, Simonovich, Gupta and Resso [5] . Our goal of this paper was to develop an analytical methodology and equations to develop a circuit topology model of a differential via structure in the absence of measured data. The model should be simple, yet match the measured performance up to a high bandwidth. It should be validated against a 3D field solver and correlated back to measured results.
Anatomy of a Differential Via Structure
An example of a differential via structure through a printed circuit board (PCB) stack-up is shown in Figure 1 . It is representative of vias used to connect surface mounted components or backplane connectors to internal layer traces as opposed to vias used to transition between layers when signals are routed between inner layers. It forms the basis of a via modeling methodology presented in this paper
The via barrel is a plated through hole extending the entire length of a PCB stack-up. The outside diameter equals the drill diameter. The inside diameter is the finished hole size (FHS) after plating. Pads are used on layers to ensure there is sufficient copper for track attachment after drilling operation. When used in this fashion, they are referred to as "functional" pads. Anti-pads are the clearance holes of plane layers to prevent shorting to the via barrel or pads.
The via portion is the length of the via barrel connecting one signal layer to another. It is often referred to as the through via since it is part of the signal net. The stub portion is the remainder of the via barrel extending to the outer layer of the PCB. In high speed designs where the via stub is greater than 300mils/BR, where BR is the bit rate in Gb/s, it can be the primary cause of signal degradation and eye closure [6] .
High speed point-point serial link based backplanes are often thick structures due to the system architecture and card-card interconnect requirements. Back-drilling the via stub is common practice on thick PCBs to minimize stub length for bit rates greater than 3Gb/s.
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Figure 1 Differential Via Structure Through a Multilayer PCB
Conventional FR4 type laminates are fabricated with a weave of glass fiber yarns and resin. The effective dielectric constant (Dk) is a function of glass to resin ratio of the laminate used for the PCB stack-up. When a signal propagates in a stripline fashion through a fiberglass reinforced laminate, the electric field is in the z-axis and orthogonal with respect to the surface of the board. However, when a signal propagates through a pair of vias driven differentially, the electric field is in the x-y axis and sees a different combination of glass weave and resin content with different distributions as illustrated in Figure 2 . This makes the material anisotropic in nature. Dankov et al [4] has shown the effective dielectric constant in the x-y axis can be 15-20% higher than the z axis.
The differential via structure can be represented by a twin-rod transmission line geometry. The distributed excess capacitance over its entire length is due to the via barrel`s proximity to the anti-pads. The smaller the anti-pad diameter, the greater the distributed excess capacitance will be. This ultimately results in lower via impedance thereby increasing reflections. In all high speed serial link designs, it is common practice to remove all non-functional pads and to maximize the anti-pad clearance as much as practically possible. Oval anti-pads are often used in this regard to further mitigate excess via capacitance.
Figure 2 Electric field direction in the laminate of the two different regions. Between via barrels (left) and in the stripline interconnect (right)
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Twin-Rod Transmission Line Geometry
A twin-rod transmission line geometry as illustrated in Figure 3 is one of three crosssectional geometries that have exact equations for characteristic impedance. The other two geometries are coaxial and rod-over-plane. All three relationships assume the dielectric material is homogeneous and completely fills the space whenever there are electric fields.
The relationships between capacitance, inductance and impedance of twin-rod geometry are described by the following equations: When driven differentially, the electro-magnetic fields create a virtual return plane at exactly one half of the spacing between the rods. Each rod therefore behaves like a single rod-over-plane geometry.
Twin-rod
Rod-over-plane The odd mode capacitance is the capacitance of each rod to virtual return plane and is equal to twice the capacitance between rods.
Len Dk
The odd mode inductance is the inductance of each rod to virtual return plane and equal to one half the inductance between rods.
The odd mode impedance of each rod is half of the differential impedance, and is equivalent to the rod-over-plane impedance.
Coaxial Transmission Line Geometries
The coaxial transmission line geometry consists of a center conductor imbedded within dielectric material and surrounded by a continuous shield as illustrated in Figure 5 . In this symmetrical structure, the electro-magnetic fields are contained within the shield. The relationships between capacitance, inductance and impedance of coaxial geometries are:
Where: Ccoax = Capacitance -F Lcoax = Inductance -H Zo = Characteristic Impedance -Ω Dk = Effective Dielectric constant Len = Length of the rods -inches D1 = Diameter of conductor -inches D2 = Diameter of shield -inches An oval variation of a coaxial structure is a form of an elliptic coaxial structure shown in Figure 6 . Gunston [8] derived the relationships between capacitance, inductance and impedance of elliptic coaxial geometries as: 
Test Vehicle
The test vehicle used to correlate simulated results was the same one used in the DesignCon2009 paper [5] . Specifics are summarized in Figure 7 .
The large dips in the insertion loss are a direct result of the ¼ wave resonance of the dangling stub. This resonant frequency is a good first order measure of the effective dielectric constant associated with the signal propagating down the stub. From the measured resonant frequency and the stub length, the effective dielectric constant can be estimated using the following equation;
Using the stub length of 270 mils and resonant frequency of 4.3 GHz, a Dkeff = 6.4, which matches the value extracted as the best fit of the parameterized model to the measured data. Once the effective Dk was known, the odd-mode via impedance was easily calculated to be 32.5 Ω using the rod-over-plane impedance formula (6) .
Building a Simple Scalable, Circuit Based Model
Our previous analysis [5] suggested a simple twin-rod model for a differential via transition, consisting of a uniform differential pair, can be used to accurately describe a Zdiff Zvia eff real differential via to very high bandwidth when calibrated to measured data. At the time of that publication, it was not possible to distinguish between a higher dielectric constant and a distributed capacitive loading due to coupling to the planes. It was thought the only way to distinguish these two effects was with a 3D field solver.
Since this work is a continuing study of differential vias, the model can be further simplified to use simple coupled transmission lines and setting the even mode parameters the same as the odd mode parameters as illustrated in Figure 8 .
In a subsequent neural net via modeling paper by Cao, Simonovich and Zhang [7] a Dk_xy of 4.3 was used for an HFSS 3D model simulation of the same physical via structure. This value gave the best correlation to measurements. Part of that work showed the dielectric material had an anisotropic factor approximately 18% higher in the x-y axis over the average Dk in the z-axis. This corroborates well with Dankov et al's work [4] showing glass reinforced laminates have an anisotropic factor between 15-20%.
The work also helped answer previous questions we had in [5] and made it possible to distinguish between a higher effective dielectric constant and a distributed capacitive loading from coupling to the planes. In fact it turns out to be a little of both. It corrects a previous theory we had suggesting the effective dielectric constant in the x-y axis was predominated by the glass fiber density surrounding the via hole structure [3] . It is now possible to develop analytical equations for effective Dk and via impedance to be used in a parameterized circuit model. 
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Developing Analytical Equations for Dkeff and Zodd
A closer look at the anatomy of the differential the via structure under study is illustrated in Figure 9 . Via capacitance is mainly influenced by the oval anti-pad.
Even though the shield is not continuous, the capacitance for each via surrounded by an oval anti-pad on the plane layers can be estimated using the elliptical coaxial transmission line equation (14). The thinner the dielectric between copper plane layers, the more accurate it will resemble a coaxial structure from an electrostatic point of view.
In order for the magnetic fields to behave like a coaxial structure, the shield must be continuous over the entire length. Since this is not the case, the magnetic fields behave more like a twin rod structure when the vias are driven differentially.
Therefore the odd-mode capacitance Cvia can be approximated as;
and the odd-mode inductance Lvia can be calculated as; The bulk dielectric constant Dkavg is due to the combination of resin and glass weave distribution. If a differential signal is propagated between the twin rods, it would see this bulk dielectric constant. However, it also sees the capacitive loading from the fringe fields between the barrel and the planes it passes through. This distributed capacitance effectively lowers the odd-mode impedance of the via and increases the effective dielectric constant.
The effective dielectric constant can be evaluated based on how much the via's odd-mode impedance is decreased. Based on the twin rod formula, the via's odd-mode impedance can be expressed as; 
Model Parameter Validation Using 2D and 3D Field Solvers
The model's accuracy was compared against Quickfield 2D [9] and Ansoft HFSS 3D [10] field solvers to study the effects of anti-pad variation in capacitance and Dkeff respectively. In order to remove any ambiguity of anisotropic factor from the dielectric, a Dk = 1 was used in all field solver and analytical equations. For both scenarios, the antipad dimensions were varied from 0.053"x0.053" round to ovals where the oval length was varied in 5 mil increments up to 0.080" long. Figure 10 shows the electrostatic plot and equipotential lines distribution of round vs oval coaxial structures. As the oval increases in length, the equipotential lines spacing become wider apart in the y-axis accounting for the reduced capacitance.
Quickfield Capacitance and Inductance Correlation
Using equation (14), via capacitance was calculated using Dk =1 for respective anti-pad variations. The results listed in Table 1 and plotted in Figure 11 in most cases show better than 2% correlation to Quickfield 2D field solver. Figure 12 shows the magnetic field relationship of a twin-rod via structure when driven differentially using Quickfield 2D field solver. The calculated odd-mode inductance using equation (15) was approximately 7nH compared to the Quickfield calculated 6.3nH. The discrepancy can most likely be attributed in part to the student version of software having a 255 node limitation for the mesh. The size of the model limits the mesh so accuracy is affected. 
HFSS Dkeff Correlation
The HFSS model shown in Figure 13 was developed for a neural net via modeling paper [7] . It was reused for this paper to validate the circuit model against Dkeff for various anti-pad lengths. The PCB stack-up dimensions used in the models were the nominal engineering specified values. A Dk = 1 was used as one of the model parameters for the simulation to simplify the analysis and remove any anisotropic ambiguity.
The equivalent via circuit model was then compared against the HFSS generated touchstone s-parameter file using Agilent ADS [11] . Both test topologies used for the simulations are shown in Figure 14 . Ideal Balun transformers were used to simplify the display of differential s-parameters.
For each anti-pad dimension, a respective Dkeff was calculated based on the ¼ wave resonant frequency using equation (13) for each respective HFSS s-parameter file. The results are presented in Table 2 , and plotted in Figure 15 . They show excellent correlation to HFSS field solver results with less than 1% accuracy for oval anti-pad length to width ratios of less than 1.2:1, and 5% for 1.5:1 ratio.
Figure 13 Ansoft HFSS model oval anti-pad variation. Dk=1
Figure 14 HFSS touchstone S-parameter file (Dk=1) vs Agilent ADS test topology circuit model.
Comparing the insertion and return losses (Figure 16-Figure 22 ) shows excellent correlation for such a simple model. Table 3 summarizes the ¼ wave resonant frequency notches and shows the circuit model has better than 5% accuracy over the entire range of oval anti-pad variation.
Figure 15 Comparison of Dkeff calculated vs HFSS 3D field solver for Dk=1
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Investigating the Stub Portion of the Via
The stub portion of the differential via under study is illustrated in Figure 23 . In the PCB stack-up, the reference plane layers have oval anti-pads, while the signal layers have copper plane-fill with round anti-pads. Throughout Stub1 thickness, the anti-pads alternate between round and oval. The Stub2 thickness represents the power plane layers with thinner dielectric between planes and thicker copper layers.
The red portion of the cross-section represents the electric field while the blue rings represent the magnetic field. The electric field lines through Stub1 will spread onto the cavities between reference planes to roughly the extent of the round anti-pad diameter as shown except for the thickness of the oval anti-pad copper layers where the electric field will be contained to the oval dimension. To simplify further analysis, these layers will be subtracted from Stub1 overall thickness and added to Stub2 thickness because they will have the same properties as Stub2.
Since excess via capacitance of Stub1 will be lower than Stub2, it will increase the speed of propagation through this section. Therefore, Dkeff1 will be lower than Dkeff2.
The relationship between stub length and resonant frequency using a sine wave example is illustrated in Figure 24 . When a signal enters the via structure from the top, it travels along the through portion of the via until it reaches the junction of the internal track and stub. The signal splits with some of the signal continuing along the trace, and some continuing along the stub.
When the signal reaches the end of the stub, it reflects and travels back up the stub where it will again meet the attached signal trace. A portion will combine with the original signal and a portion will continue back toward the source. If the round trip delay 2TD is half a cycle, the two waves are 180 degrees out of phase, and the resulting amplitude at the receiver will be reduced.
Figure 23 Stub portion of differential via. Oval anti-pads on reference plane layers and round antipads on signal layers
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The worst case for insertion loss is one half a wavelength delay. It occurs when the total delay through the stub, (TD) is ¼ wavelength. The frequency where this maximum cancellation occurs is called the ¼ wave resonant frequency fo.
The specifics of the differential via anti-pads are shown in Figure 25 . The round anti-pads overlap each other due to the via-via spacing (s). 
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The propagation delay through the stub varies as the effective dielectric constant surrounding the via hole structure changes. The total time delay, TD is the sum of TD1 and TD2. A variation in signal speed due to variation in effective dielectric constant through the stub will determine the final ¼ wave frequency notch in the S21 insertion loss plot. 
The simulated S-Parameters from the equivalent via circuit model was compared against the HFSS simulated touchstone s-parameter file using Agilent ADS [11] . Both circuit topologies used for the simulations are shown in Figure 26 . Ideal Balun transformers were used to simplify the display of differential s-parameters.
Comparing the simulated insertion and return losses of Figure 27 shows excellent correlation between these two computation methods up to approximately 13GHz for such a simple model. It is also remarkable the ¼ resonant frequency calculated (fo = 4.42GHz) agrees exactly to the simulated model. 
Circuit Model vs Test Vehicle Validation
Three sample via structures are illustrated in Figure 28 . They represent a long, medium and short via stubs of the test vehicle and used to validate the transmission line circuit model accuracy.
The equivalent via circuit model for the long stub via case was compared against the HFSS generated touchstone s-parameter file and measured test vehicle results using Agilent ADS [11] . The test topologies used for the simulations are shown in Figure 29 . The top circuit topology simulates the measured s-parameters of the test vehicle. The middle circuit topology simulates the HFSS s-parameter models for both vias and pcb traces. The bottom circuit topology tests the transmission line circuit models using analytical formula parameters for vias and traces. Ideal Balun transformers were used to simplify the display of differential s-parameters. 
Conclusions
This work suggests a really simple circuit model for a differential via transition, consisting of two simple, coupled transmission line circuit models, can be used to accurately describe a real differential via to very high bandwidth.
The simple rod over plane formula can be used to predict the odd-mode inductance. The elliptical coaxial formula from [8] can be used to predict via capacitance due to anti-pad size to within 2% when compared against a 2D field solver [9] . This work has answered many of the questions from original papers [3] , [5] & [7] . Due to the anisotropic nature of the dielectric material, the effective dielectric constant in the x-y axis is typically higher than the dielectric constant in the z axis. This study revealed the dielectric material had an anisotropic factor of 18% and corroborates work done by [4] . It was possible to quantify and distinguish between a higher dielectric constant and a distributed capacitive loading from coupling to the planes.
In the absence of measured data, applying this methodology has proved to be remarkably accurate as a first approximation for calculating via impedance and effective dielectric constant. The values can easily be adjusted in the circuit model to quickly quantify the effects of adjusting various parameters for sensitivity analysis or to optimize the performance of vias in a channel model and to help sanitize subsequent models generated with a 3D EM-field solver. Using the developed formulae, a value of Dkeff = 6.15 and Zvia=32.8 Ω were found to be in excellent agreement with the measurements up to about 13 GHz.
